The English-language job board for Spain

Digital Verification Engineer - DDR/LPDDR IF Protocols

Hybrid in Barcelona·Added 3 days ago (last checked 9 Nov)

Semidynamics

39 open roles

Apply

Our summary

Work mode: Hybrid, Barcelona
English: Required
Experience: 5+ years
Education: University degree

Visa options

The ad doesn’t mention sponsorship
Not a refusal, but not a yes. Worth asking in your first message.

Find jobs with visa support

Skills

Nice to have

Requirements

What we're looking for

Bachelor's or Master's degree in Electrical or Computer Engineering (or related field).
5+ years of experience in ASIC/SoC design verification, with recent focus on high‑speed protocols (DDR/LPDDR, PCIe, UCIe, SerDes).
Experience with on‑chip bus protocols (AXI, CXS, AHB, CHI, etc.).
Proven experience developing UVM‑based testbenches and driving coverage‑driven sign‑off flows.
Reasonable understanding of digital design fundamentals and SoC microarchitectures.
Proficiency in Verilog/SystemVerilog and simulation tools (VCS, Xcelium, Questa).
Strong debugging and problem‑solving skills, with the ability to work independently on complex challenges.

Nice to have

Experience using AI‑assisted tools for design verification and regression analysis.
Familiarity with version control systems (Git, Perforce) and job scheduling frameworks (LSF, Grid Engine).
Strong scripting skills in Perl, Python, or TCL for automation and debug workflows.
Excellent communication and documentation skills.

Pay & benefits

What you'll get

Competitive compensation and benefits.

The role

We are seeking a Digital Verification Engineer to perform subsystem and IP‑level functional verification of high‑speed interface protocol blocks in our AI chips - namely DDR/LPDDR Memory Interfaces.

You will join a team of highly skilled verification engineers to deliver sign‑off‑quality designs, collaborating closely with RTL design, SoC architecture, firmware, and other verification teams. This is a hands-on execution role requiring technical expertise and task ownership.

Key Responsibilities

What you'll do

Set up, and debug functional verification environments across multiple design blocks and subsystem levels.
Verify, confirm and report on expected behaviors of AMBA and high‑speed interfaces (DDR/LPDDR).
Debug mismatches between RTL, DV models, and specifications, ensuring functional correctness and compliance.
Develop and maintain UVM‑based testbenches, scripts, and flows to automate verification compile/run cycles.
Triage and root‑cause simulation failures, track bugs, and work on closure with other team members.
Optimize simulation runtime, capacity, and compile turnaround for large‑scale designs.
Help maintain detailed documentation of methodologies, flows, and known issues.

How you'll work

Hybrid work model: 4 days in the Barcelona office (city center), 1 day WFH, plus 1 week / annum of "work from anywhere."

About Semidynamics

Industry: Technology

In their own words

About the company & team

Join one of Europe's most promising deep‑tech semiconductor startups, building AI chips from silicon to systems.
Accelerated career growth and technical ownership.
A collaborative, technically driven environment that values clarity, ownership, and innovation.

All open roles at Semidynamics